

Amorphous silicon: For Advanced Photonic Integrated Circuits

Shankar Kumar Selvaraja

Supervisor(s): Dries Van Thourhout, Roel Baets

I. INTRODUCTION

on the advantages of crystalline silicon crystalline silicon without much compromise rial technology to encounter the limitations of its superior material quality, crystalline silicon to exploit silicon. However, all these developcompact wavelength filters, high-speed moduties. In this paper I present an alternative materestricts innovation and integration possibiliments relied on crystalline silicon. In spite of lators, hybrid lasers were developed in order In addition, various functionalities, such as, curcuit; thanks to high refractive index and furforms. The ability to scale-down the size of the fabrication facility for high volume production ther more using the existing microelectronics matured integrated photonics technology plat-Silicon photonics has emerged as one of the

II. AMORPHOUS SILICON

Amorphous silicon is one of the material phase (allotropy) of silicon, where the silicon network at disordered unlike crystalline silicon which has ordered Si atom arranged in tetrahedral structure. Initially developed for microelectronics and solar cell applications, distinct electrical and optical properties are now being explored for wider applications, including integrated photonics. In integrated photonics amorphous Si is deposited as thin layer on a substrate at relatively low temperatures (20-400°C). The low temperature depositions is

Shower head
Spacing
Water

Heaters
Figure 1 simul

Figure 1. simul

achieve low-loss photonic circuits. Thus, the absorption is one of the prime requirement to stress, optical absorption, and crystallinity can can be tuned to modify the film properties phous silicon can be deposited. Figure 1 shows electronics fabrication process by which amornecessary to maintain the amorphous nature of process parameters were tuned to achieve lowbe tuned. For photonic application low optical Various material properties such as, density, SiH₄) in presence of a dilution gas(Helium) breaking down silicon containing gas(silanesilicon is deposited. The film is deposited by chemical vapour deposition is a popular microthe material unless it will be crystallized formloss amorphous. There are various deposition parameters which the deposition chamber with which amorphous ing polycrystalline silicon. Plasma enhanced

III. PHOTONIC DEVICES IN AMORPHOUS SILICON

To demonstrate the viability of the deposited amorphous silicon for integrated photonics we have fabricated photonic devices in it. Fig-





Figure 2. simul

ure 2 illustrates the process flow for fabricating photonic devices in amorphous silicon. The devices were fabricated using high volume microelectronics fabrication facility at IMEC, Leuven. All the processing were performed on a 200 mm silicon wafer to demonstrate the viability for industrial deployment of this process. To demonstrate the low-loss nature of the deposited material, waveguides were fabricated with varying length to characterize the propagation loss. we demonstrated a propagation loss of 3.45 dB/cm was achieved for high confinement waveguide of 480 nm wide and 220 nm thick [2]. This is lowest propagation loss reported for this dimension.

A. Single layer circuit: wavelength selective devices

Apart from waveguides we have also fabricated wavelength selective devices such as, ring resonator filters and mach-zhender interferometers. The devices were fabricated as shown in fig. 2. A broad band light is couple in and out the chip using a grating fiber coupler. The light output is measured using a spectrum analyzer to characterize the spectral response of the devices. Figure 3 shows the spectral response of one of the mach-zhender interferometers.



PHOTONICS




Figure 4. simul

B. Multilayer circuit: Optical via's

To take real advantage of the deposited silicon, double layer photonic circuit was fabricated. In order to coupled both the layers gratings were used to coupled light between the layers. The process flow shown in fig. 2 was used to define the first layer and the next layer is defined by repeating step 2-9. Figure 4 shows the cross section of the fabricated optical via and the transmission spectrum of an optical via. we have measured an efficiency of 11% experimentally, while simulations shows that the efficiency can be increase to 50 %.

IV. CONCLUSIONS

ACKNOWLEDGMENTS

The authors would like to thank M. Schaekers, E.Sleeckx, W. Bogaerts and P. Dumon for their help.

REFERENCES

 S. K. Selvaraja, et al., "Low-loss amorphous silicon-on-insulator technology for photonic integrated circuitry," Optics Communications, vol. 282, pp. 1767-1770, 2009.

S. Selvaraja is with the Information and telecommunication Department, Ghent University (UGent), Gent, Belgium. E-mail: shankar@intec.ugent.be.

288